

**Digital Electronics Lab 2021310**

Sr. No	List of experiment	E Content
1	To verify the truth tables for all logic gates – NOT OR AND NAND NOR XOR XNOR using CMOS Logic gates and TTL Logic Gates.	<a href="https://de-iitr.vlabs.ac.in/exp/truth-table-gates/theory.html">https://de-iitr.vlabs.ac.in/exp/truth-table-gates/theory.html</a>
2	Implement and realize Boolean Expressions with Logic Gates	<a href="https://dec-iitkgp.vlabs.ac.in/exp/basic-logic-gates/theory.html">https://dec-iitkgp.vlabs.ac.in/exp/basic-logic-gates/theory.html</a>
3	Implement Half Adder, Full Adder, Half Subtractor, Full Subtractor using ICs	<a href="https://de-iitr.vlabs.ac.in/exp/half-full-subtractor/">https://de-iitr.vlabs.ac.in/exp/half-full-subtractor/</a>
4	Implement parallel and serial full-adder using ICs	<a href="http://vlabs.iitkgp.ernet.in/dec/exp7/index.html">http://vlabs.iitkgp.ernet.in/dec/exp7/index.html</a>
5	Design and development of Multiplexer and Demultiplexer using multiplexer ICs	<a href="https://de-iitr.vlabs.ac.in/exp/multiplexer-demultiplexer/theory.html">https://de-iitr.vlabs.ac.in/exp/multiplexer-demultiplexer/theory.html</a>
6	Verification of the function of SR,D, JK and T Flip Flops	<a href="https://de-iitr.vlabs.ac.in/exp/truth-tables-flip-flops/">https://de-iitr.vlabs.ac.in/exp/truth-tables-flip-flops/</a>
7	Design controlled shift registers	<a href="https://de-iitr.vlabs.ac.in/exp/4bit-sipo-shift-register/theory.html">https://de-iitr.vlabs.ac.in/exp/4bit-sipo-shift-register/theory.html</a>
8	Study Digital- to – Analog and Analog to Digital Converters	<a href="https://he-coep.vlabs.ac.in/exp/digital-analog-converter/theory.html">https://he-coep.vlabs.ac.in/exp/digital-analog-converter/theory.html</a>